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A METHODOLOGY BASED ON REDUCED COMPLEXITY ALGORITHM FOR
SYSTEM APPLICATIONS USING MICROPROCESSORS
T. Y. Yan and K. Yao
ABSTRACT
Many communication, control, and information processing subsystems (such
as data equalizer, array processor, whitening filter, dynamical system
identifier, etc.) are modeled by linear systems incorporating tapped delay
lines (TDL). Such optimized subsystems result in full precision
multiplications in the TDL. In order to reduce complexity and cost in a
microprocessor implementation, these multiplications (consisting of
multiple-shift-and-add instructions) can be replaced by single-shift
instructions which are equivalent to powers of two multiplications. Since in
general the obvious operation of rounding the infinite precision TDL
coefficients to the nearest powers of two usually yield quite poor system
performance, we consider the optimum powers of two coefficient solution.
Detailed explanations on the use of branch-and-bound algorithm for finding the
optimum powers of two solutions are given. Specific demonstration of this
methodology to the design of a linear data equalizer and its implementation in
assembly language on a 8080 microprocessor with a 12 bit A/D converter are
reported. This simple microprocessor implementation with optimized TDL
coefficients achieves a system performance comparable to the optimum linear
equalization with full precision multiplications for an input data rate of 300
baud. The philosophy demonstrated in this implementation is fully applicable
to many other microprocessor controlled information processing systems.
T.Y. Yan is with the Communication Research Section of Jet Propulsion
Laboratory, Pasadena, California 91109, and K. Yao is with the Electrical
Engineering Department, University of California, Los Angeles,
California 90024.
1. INTRODUCTION
A large number of multiplications is often encountered in many signal
processing situations in modern communication, radar, and information
processing systems. The usage of specialized multiplication devices generally
increase cost, volume, weight, design time, and possibly decrease
reliability. However, designs using general purpose low-cost microprocessors
are flexible but yield low throughput rate when much high precision
multiplications are required.
Most algorithms implemented on a digital computer are usually
contaminated by various quantization effects. There are the usually A/D
quantization errors at the input as well as internal arithmetical round-off
errors. These errors are quite well understood [1], [2], On the other hand,
the quantization of the multiplication between the data and some basic system
parameter intrinsic to the processing algorithm can be controlled to some
extent by the system designer. This class of problems generally appeared not
to have been studied in detail with respect to signal processing situations
with microprocessor implementations.
In Figure 1, we consider a linear tapped delay line (TDL) structure which
can be used to model a linear system having a finite implulse response (FIR)
[1; p. 18]. This model is conceptually simple since it consists of (2N+1)
multipliers, 2N delay units, and 2N summers. If the (2N+1) multiplier
coefficients {C } are fixed then this TDL can model a linear
n
time-invariant system, while if these coefficients are allowed to be
time-varying it can model a linear time-variant system. By allowing these
coefficients to vary as functions of the changing input under various manners,
we can obtain adaptive TDL systems ([3], [4; pp. 15-19]).
The TDL model is basic and is used commonly in the design and analysis of
i
digital data equalization ([5], [6], [7; pp. 147-150]); array processing
([4; p. 400], [8]); digital whitening filtering [7; pp. 272-275]; dynamical
system identification and modeling [3; p. 7]; etc. Despite these seemingly
different applications, if the analytically tractable minimum mean-square
error (MMSE) criterion (which is also justifiable physically from the energy
criterion point of view) is used, each of the resulting optimum subsystem uses
a set of full precision TDL coefficients {C } to operate on the input.
In practice, for a finite precision implementation using microprocessors, we
need to use finite precision and preferrably some "simple" low precision
coefficients in the TDL.
In this paper, we shall consider a methodology on the analysis and design
of a MMSE criterion linear system incorporating a TDL where all the full
precision multiplications in the TDL are constrained to be powers of two. The
rationale for considering this class of problems is that without using
specialized multiplication hardware devices, the implementation of high order
finite precision multiplications by software routines using a microprocessor
generally involves numerous multiple-shift-and-add instructions which can be
quite time-consuming. However, in using only powers of two multiplications,
these operations can be implemented in a microprocessor as single-shift
instructions with consequent higher throughput rate. Since the obvious
operation of rounding the full precision TDL coefficients to the nearest
powers of two usually yields quite large system degradations, we need to find
the optimum power of two TDL coefficients with respect to the MMSE criterion.
As we shall see in Section 3, this optimization is somewhat involved and needs
considerable computational effort. However, now we have the possibility of
trading a reduction in real-time on-line computational complexity in the
microprocessor implemented system without significant loss of system
performance against an increase in off-line computations in the design stage.
Equivalently, if we do not want to incur the engineering design cost of
off-line optimization, then we can either build a more costly and complicated
system using specialized hardware multiplication devices or accept a simpler
microprocessor system (performing finite precision multiplications by
software) with a lower throughput rate.
In order to demonstrate the philosophy and feasibility of the above
discussed methodology, we choose to consider the implementation of the
simplest subsystem. Thus, among the various linear systems incorporating TDL
devices mentioned above, we consider the well known linear digital data
equalizer. Our purpose is not to consider the most sophisticated (and thus
complicated) data equalizer nor to use the latest microprocessor hardware.
Our basic purpose is to demonstrate in a simple and direct manner the
usefulness of the optimization methodology based on powers of two algorithms
for system applications using microprocessors. In Section 2, we briefly
present a linear equalizer based on the MMSE criterion for the detection and
equalization of digital data over a linear dispersive and additive noise
channel. In Section 3, some general concepts related to the MMSE criterion
derived powers of two solutions formulated as constrained quadratic form
minimization is first discussed. Then some details on the use of
branch-and-bound algorithm for the solution of this problem is given. In
Section 4, hardware block diagram and software flow-chart used in the
implementation of this equalizer based on a 8080 microprocessor are
summarized. In Section 5, some theoretical and experimental results and
conclusions on the reduced multiplication complexity equalizer are given.
Specifically, this simple microprocessor implementation with optimized power
of two TDL coefficients achieves a system performance comparable to the
optimum linear equalization with full precision multiplications for an input
data rate of 300 baud. It is interesting to note that if we use regular 8 bit
multiplications (in software routines) instead of powers of two left or right
shifts, the above equalizer definitely cannot support the 300 baud rate. Of
course, a conventional full precision implementation (using specialized
multiplication hardware) with comparabale system performance and input data
rate would result in a more complicated and costly system.
2. LINEAR EQUALIZER
«
Consider a linear equalizer for the detection of binary digital data over
the linear dispersive and additive noise channel given in Fig. 2. The input
digits B. are assumed to be independent and identically distributed, taking
values ± 1 with equal probability, and the data duration is T. The combined
transmitter and channel impulse response function is modeled by s(t). The
additive noise n(t) is assumed to be a Gaussian zero-mean wide-sense
stationary random process of spectral density S (u). It is well-known
that, if the data equalizer is constrained to be linear, the general structure
of the equalizer is actually fixed ([5; pp, 94-112], [6]). That is, the
equalizer consists of a matched filter, matched to the combined transmitter
and channel impulse response function s(t) and the noise process n(t),
followed by a sampler with sampling rate R = 1/T, and a tapped delay line
(TDL) with basic delay of T seconds between taps with coefficients
{c ., j = ± N,..., ± 1,0}. Different error criteria, however, affect
only the tap coefficients {c.}. For this paper we use the mean-square
error criterion. Furthermore, in order for the input and the tap coefficients
of the TDL to take discrete values, we impose a quantizer Q between the sampler
and the TDL in Fig. 2.
The output of the TDL is given by
yk
N
S Vj'j
j—N
where r. is the sampled response of the waveform r(t) after quantization.
We make the usual assumption that the quantization error is uncorrelated
with the data B and the noise n(t). The mean-square error between B and
K. K
the output of the TDL y, at k = 0 can be written as
e = E{(yQ - BQ)2} = 1 + Q(c) , (2)
where
Q(c) = c A c ' - 2cu', (3)
u= (UN,...,UQ U_N^»
where u. is the sampled impulse response of the matched filter. If the data
are transmitted and the matched filter is sampled at the Nyquist rate, A
will be a positive-definite matrix, c and c will have unique optimum
solutions in the space of real numbers. The optimum infinite precision
real-valued TDL coefficient vector c is given uniquely by
c = uA , (5)
cc
The optimum estimate B is +1 if y is positive or -1 if y is negative where
K. K K.
y. is given by
N
y. - c.r. .. (6)k ^ J k-j
j=-N
3. BRANCH-AND-BOUND ALGORITHM
In many practical systems, such as the linear equalizer presented in
Section 2, the high precision multiplications needed in implementing the TDL
equation in (6) may be objectionable. We propose the use of powers of two for
each TDL coefficient cj. A simple rounding of the optimum infinite
*.
precision TDL coefficient vector c to the nearest powers of two usually yield
quite poor system performance (i.e., large M.S. error and large equalizer
error probability).
^ ^"
Thus, it is useful to consider the optimal solution of c = (c_«»
** ^ •**
...,co,...,(—.) where each c- is constrained to be in the space
Z = {z: z = ± 2~t, te{0,l,...,b}}, (7)
where b is a specified integer.
The infinite precision solution of the TDL coefficient vector c is
given by (5) and its direct implementation in (6) requires (2N +1)
multiplications. However, the presence of the matched filter causes {r} in
Fig. 1 to be symmetric around the zeroth index. This means the TDL
coefficients {c.} in (5) are symmetric about the zeroth index. Since CQ is
an arbitrary scaling constant, it can always be set to one. Thus, the
solution in (5) has only N degrees of freedom. Now we can constrain {c;} to
»v
be symmetric about the zeroth index and thus c has (N+l) degrees of freedom.
Unlike the infinite precision case where cn is an arbitrary scaling constant,
c» is a parameter that needs to be optimized. The optimal solution of c under
the power of two constraint becomes
where Z is defined in (7).
A direct brute force search of all finite solutions for c is possible in
theory but not practical since the total number of points in Z is
N+l[2(b+D] . For example, even for a low order TDL of N=5 and b=8, we have
18 = 3.4x10 number of feasible solutions.
There are various approaches for solving the constrained minimization
problem in (8). One practical approach for finding the optimal solution of c
in (8) is based on the branch-and-bound algorithm. This algorithm is an
efficient tree search procedure for constrained optimization problems in which
the constraints need not be convex and some or all of the variables have
discrete values. For our constrained minimization problem, the branch-and-
bound recursive operation begins by defining an extended solution space with a
modified cost function. The solution space is repeatedly divided into smaller
and smaller subsets and a bound is computed for the cost of the solutions
within each subset. After each subdivision, those subsets with a bound that
exceeds the cost of a known feasible solution are exluded from further
consideration. This process continues until a feasible solution is found with
a cost no greater than the bound for any subset. The precise statement of the
branch-and-bound algorithm is quite complicated and lengthy. For details see
In this paper we present the basic operations of the branch-and-bound
algorithm by treating a specific two-dimensional example given in detailed
graphical form in Figure 3. Consider a generalized quadratic-form Q (c) given
by (3), where c = (c..,c2). By constraining Q (c) to be some specified
real number, the set of c that yields this constant contour is known to be an
ellipse in two-dimension. For different constraining values of Q (c), we
obtain different sets of concentric ellipses as shown in Figure 3.
The infinite precision solution c = (x, ,x2) given readily in analytical
closed-form by (5), yields the minimum of Q (c) and is in the center of the
family of ellipses in Figure 3. This c solution is used as the initial
solution (i.e., zeroth iteration) of the branch-and-bound algorithm. In
Figure 3, we assumed eg = Q (c) =5. The admissible constrained values of
(ci,c2) are in the sets spanned by {cn,ci2»c13»c14^ and {C21»C22»C23»C24) •
* A
Since c.._ < x, < c,o and c22 < x« < c-,, we can perform the branching operation
on either variable. By constraining x_ <_ c_9, we find the minimum occurs at
(x1,->c2_) and has a cost of e,=8. In Figure 3 and in the tree graph of
Figure 4, we label this node (J) . Similarly, for x >^ cov we obtain the node
(2) at (Xi6»c23^ witn e2=6« o^ng these two nodes, we branch from the node
with the lowest cost e . Since c. _ < x. ^ < c. ,, by constraining x.. <_ c-2 and
xn > c10, we obtain nodes (5) and © with e_=20 and e,=9. Among the present
1 — U J M-
active nodes of (I) , (3) , and (§) , the lowest cost is at e . Branching at Q)1
yields nodes © and (§) . Now, the active nodes are (5) , (§) , (5) , and (6) .
Since e, has the lowest cost, we branch from © to obtain (7) and (§) . In4
general, the algorithm proceeds in this manner until the node with the lowest
cost among all the active nodes at the instant is a valid admissible
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constrained solution. Then the algorithm terminates and that minimum cost
admissible solution is the desired solution of (8). In our example on
Figure 3, we note nodes © , (T) , (2) , and © are not admissible solutions,
while (5), © , (D and (§) are admissible solutions. In the last set of
active nodes { © , ® , (Z) , (§) } , we see es=10 is lower than €5=12, £5=25,
and e =14. Thus, we can terminate the algorithm at node (§) with c = (c-,,c_.)/ LJ if\
and a mean-square error cost of 10. It is also interesting to observe that
from Figure 3, if we had used simple round of c to the nearest admissible
solution in the minimum Euclidean norm sense, then c = (c,,,c2o) is given by
node (D and has a cost of 14.
We note that the number of nodes needed to be considered in the
branch-and-bound algorithm is highly dependent on the degree of eccentricity
of the associated ellipse (or ellipsoid) in the generalized quadratic-form.
Indeed, if the generalized quadratic-form is a circle (or sphere), then the
rounded solution is the optimum constrained solution. Unfortunately, in most
practical problems, when the dimension of the problem becomes large, the
associated ellipsoids are almost always highly eccentric manifested in a ratio
of largest to smallest eigenvalues that is quite large [13]. In such
problems, direct enumeration of all admissible solutions in Z is clearly
impossible. Even the use of branch-and-bound algorithm can involve quite
large computer storage space for the active nodes during the computation.
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4. HARDWARE AND SOFTWARE DESCRIPTIONS
In Figure 5, a block diagram of the hardware used in a 300 bits/second
(bps) binary data transmission system is given. The data source is a
pseudo-random sequence of TTL level bit stream produced from a Wavetek 132
function generator. The equivalent transmitter and channel filter response is
physically modeled by a five tap analog TDL followed by a shaping filter.
This subsection is realized by using a SN74164 eight bit shift register with
two LM339 quad comparators and two LM308 operational amplifiers. The resistor
values in the TDL are adjusted to achieve the desired overall value of (r }
K
in Figure 2. The noise source is produced from a HP3722A noise generator.
The noise is bandlimited white Gaussian with a bandwidth much larger than the
data rate. The summer consists of two LM318 operational amplifiers and the
receiving filter approximating the theoretical matched filter uses a LM308
operational amplifier as a low-pass filter with an equivalent cut-off
frequency of 135 Hz. The synchronization signal is obtained from the sync
output of the Wavetek 132 generator. This additional sync signal path does
not exist in a real data transmission system. However, for the purpose of
verifying the reduced complexity equalization concept, this approach is quite
acceptable. The sample and hold subsection uses two LM308 operational
amplifiers, a SN74123 monostable multivibrator, and a LM311 comparator. The
A/D converter uses a low cost 12 bits AD574JD device and the interface logic
and control use two 74LS367 hex tri-state buffer and one each of 7476 JK
flip-flop, 7474 D flip flop, 7420 four-input nand-gate, 74LS04 hex inverter,
and 7400 quad nand-gate. The data bus is then connected to a 8080 eight-bit
microprocessor operating at 750 kHz clock rate.
12
The equalization TDL is completely implemented in software. It consists
of two separate routines: a symbol detection routine and an error counting
routine. Each of them is programmed separately using 8080 assembly language
in two E&L Microprocessor Training Systems. For real time application, both
the detection and the error counting algorithms must finish all computations
before a new data symbol arrives. In this experiment, if we count the number
of states that each machine lanugage executes, the detection algorithm
involves much more computations than the error counting and display
algorithm. The maximum allowable data rate for this software detector
operating at 750 kHz clock rate is limited to 490 bps.
Software detector flow chart is shown in Figure 6 where we have
initialization subroutine and detection subroutine. A hand-shaking control
line interfaces the microprocessor and the A/D converter. When the data
available flag is set in the sample and hold subsection, microprocessor will
enable the A/D converter into read mode and will input the sampled 12 bits
data in a sequence of 8 bits and then 4 bits. The microprocessor will create
a data array from these data and compute the weighted sum according to the TDL
coefficients. After finishing these computations, a threshold logic will
determine the sign of the weighted average. The detected output is sent to
another E&L microprocessor for error counting and display. The entire
experiment will be run long enough to generate meaningful statistics.
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5. NUMERICAL RESULTS AND CONCLUSIONS
In this section, we consider two explicit examples to illustrate the
usefulness of the multiplication-free equalization technique. In both
examples, the equalization TDL is restricted to 9 taps, while the A/D
converter as well as the processing are limited to 12 bits. In the first
example, the sampled channel responses at the input of the TDL are given by
(0.1, 0.4, 1, 0.4, 0.1). While this channel responses used in Figure 7 only
model a simplistic (i.e., low number of impulse response terms) of a highly
distorted linear channel, this type of channel responses are adequate and
commonly used ([15; pp. 149-150]) to compare the performances of various
forms of equalizers. For this example, four sets of error probabilities as
functions of SNR from 5.5 dB to 17.5 dB have been evaluated theoretically and
plotted in Figure 7. The solid curve represents the infinite precision TDL
performance results. The optimum 12 bits multiplication-free TDL results in
the sense of Section 3 are given by the || points. The performances of the
infinite precision TDL with coefficients rounded to the nearest 12 bits
multiplication-free values are given by the Q points. The dashed curve
represents the performances of the system with no TDL. For low to medium SNR
values, there is slight difference between the rounded multiplication-free
solution and the optimum multiplication-free solution. However, at SNR of
17.5 dB, the optimum result is almost 4 times lower in P as compared to the
rounded result.
In the second example, the sampled channel responses are given by (0.1,
0.3, 1, 0.3, 0.1). These responses represent a fairly distorted channel with
14
moderate intersymbol interference problems. In Figure 8, the experimentally
obtained error probabilities, using the procedure discussed in Section 4, for
the optimum multiplication-free case as well as for the no TDL case are
presented along with the corresponding theoretical results. As can be seen,
there are, in general, good agreements among the experimental and theoretical
performances. The slight discrepancies at high SNR are due to the mismatch of
the implemented low-pass detection filter to the theoretical matched filter.
There is only a slight degradation of 0.3 dB between the reduced complexity
and the infinite precision performance curves. As expected, there is a
significant difference between the reduced-complexity and the no TDL results.
It is interesting to note that if we use full multiplication procedure
for the weighting of each data symbol the software will not be able to keep up
with the incoming data. (Software multiplication using 8080 assembly language
requires at least 666 states for multiplying two unsigned 8 bit data [7]. At
1.33pS clock period, it requires 0.88 ms for a full 8 bit multiplication).
This clearly demonstrates the advantage of this shift-only scheme for an
efficient and low cost data equalizer based on a microprocessor implementation.
In conclusion, we have presented some analytical and practical results on
the implementation of a linear data equalizer. We believe the replacement of
high precision multipliers by optimized binary shifts is a useful fast
processing technique applicable to various practical signal processing
problems* The technique appears to be particularly attractive in conjunction
with a low cost microprocessor implementation.
15
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